20988



# **WEST Search History**



Hide Items Restore Clear Cancel

DATE: Thursday, January 08, 2004

		09 751 750	
Hide?	<u>Set</u> Name	Query	<u>Hit</u> Count
	DB=P	PGPB, USPT, USOC, EPAB, JPAB, DWPI, TDBD; PLUR=YES; OP=ADJ	
	L15	113 and stop	0
	L14	113 and type near stop	0
	L13	('4860290')!.PN.	2
	L12	('5737342'  'US20020087931A'  '20020087931'  '6184810')!.PN.	6
	L11	('5737342'  'US20020087931A'  '20020087931'  '6184810')!.PN.	6
	L10	on\$1chip near test\$3 with (clock or signature or switch\$3 or select\$3 or multiplex\$3 or mux or filter\$3 or weigh\$4) with channel and pattern	4
	L9	on\$1chip near test\$3 with (clock or signature or switch\$3 or select\$3 or multiplex\$3 or mux or filter\$3 or weigh\$4) with channel with pattern	0
	L8	('6243665')!.PN.	2
	L7	('6349392')!.PN.	2
	L6	l3 and scan\$4 with stop\$4 with test\$3 same (bist or built\$3 or self) and mask\$3	5
	L5	13 and scan\$4 with stop\$4 with test\$3 same (bist or built\$3 or self) andmask\$3	0
	L4	l3 and scan\$4 with stop\$4 with test\$3 same (bist or built\$3 or self) same mask\$3	0
	L3	12 and scan\$4 with stop\$4 with test\$3 same (bist or built\$3 or self)	21
	L2	11 and scan\$4 with stop\$4 with test\$3	415

## END OF SEARCH HISTORY

L1 scan\$4 with stop\$4

#### First Hit Fwd Refs

### Generate Collection

L6: Entry 4 of 5

File: USPT

Jun 5, 2001

DOCUMENT-IDENTIFIER: US 6243665 B1

TITLE: Monitoring and control apparatus incorporating run-time fault detection by

boundary scan logic testing

#### Detailed Description Text (27):

In addition, if enable/disable switch 16 is set in the disable position, the boundary <u>scan test</u> that uses boundary <u>scan</u> controller board 7 is <u>stopped</u> even if boundary <u>scan</u> controller board 7 is connected to system bus 2, and the normal <u>test</u> method of CPU board 4, such as a <u>test according to a self</u>-check, is performed to determine whether or not there is an abnormality in CPU board 4 itself and control board 5 and so forth.

### Detailed Description Text (82):

In addition, in the case in which an integrated circuit has malfunctioned despite correct input data, the malfunction of the integrated circuit can be  $\underline{\text{masked}}$  by transferring the contents of the cell provided on the input terminal side of this integrated circuit to the cell provided on the output terminal side.

е

# **WEST Search History**

Hide Items Restore Clear Cancel

DATE: Thursday, January 08, 2004

Hide?	<u>Set</u>	Ouery	<u>Hit</u>
mue:	<u>Name</u>	<u>1                                    </u>	<u>Count</u>
	DB=P	GPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=ADJ	
	L11	19 and raj\$3 and level shift\$3 and correlat\$3	1
	L10	raj\$3 and level shift\$3 and correlat\$3	1
	L9	raj\$3 and level shift\$3	46
	L8	raj\$3 and level	8586
	L7	rajsky and level	0
	L6	rajky and level	0
	L5	rajky same level	0
	L4	('5737342'  'US20020087931A'  '20020087931'  '6184810')!.PN.	. 6
	L3	('5737342'  'US20020087931A'  '20020087931'  '6184810')!.PN.	6
	L2	on\$1chip near test\$3 with (clock or signature or switch\$3 or select\$3 or multiplex\$3 or mux or filter\$3 or weigh\$4) with channel and pattern	4
	L1	on\$1chip near test\$3 with (clock or signature or switch\$3 or select\$3 or multiplex\$3 or mux or filter\$3 or weigh\$4) with channel with pattern	0

**END OF SEARCH HISTORY**